1. **Scope**

This document establishes the requirements for a signal processing block that provides inline averaging capability for neuroscience applications.

1. **Architectural Overview**
   1. **Introduction**

The Accumulator Component shall represent a design written in LVFPGA.

**Interface:**

Start

Input Valid

Output Valid

Output

Input